Building an Environment for VHDL Board-Level Simulation

Building an Environment for VHDL Board-Level Simulation

The heart of every CAE process is its libraries. This is particularly true in the board design-simulation process. While Acuson’s libraries have been optimized for VHDL simulation, we can still use the Verilog RTL models of our FPGAs in the board level simulations.