ADSP-TS101S MP System Simulation and Analysis
Submitted by admin on Sat, 2007-05-26 16:30
http://www.plexus.com/redesign/uploads/services/pcbdevelopment/whitepape...
This document details analysis and implementation of a reliable bus topology for 8 clustered TigerSHARCs (ADSP-TS101S) plus a host processor and external SDRAM. The host processor in this system is defined as an additional TS101 for simplicity.
(1 vote)